Files
2026-08-24 10:03:24 +08:00

75 lines
2.8 KiB
C

/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
/*
* Copyright (c) 2019 Amlogic, Inc. All rights reserved.
*/
#ifndef __DT_BINDINGS_CLOCK_C5_H
#define __DT_BINDINGS_CLOCK_C5_H
/*
* CLKID index values
*/
#define CLKID_FIX_PLL 0
#define CLKID_FCLK_DIV2 1
#define CLKID_FCLK_DIV3 2
#define CLKID_FCLK_DIV4 3
#define CLKID_FCLK_DIV5 4
#define CLKID_FCLK_DIV7 5
#define CLKID_FCLK_DIV2P5 6
#define CLKID_SYS_CLK 7
#define CLKID_GP0_PLL 8
#define CLKID_HIFI_PLL 9
#define CLKID_SAR_ADC_SEL 10
#define CLKID_SAR_ADC_DIV 11
#define CLKID_SAR_ADC 12
#define CLKID_SPISG0_SEL 13
#define CLKID_SPISG0_DIV 14
#define CLKID_SPISG0 15
#define CLKID_SPISG1_SEL 16
#define CLKID_SPISG1_DIV 17
#define CLKID_SPISG1 18
#define CLKID_SPISG2_SEL 19
#define CLKID_SPISG2_DIV 20
#define CLKID_SPISG2 21
#define CLKID_SD_EMMC_A_SEL 22
#define CLKID_SD_EMMC_A_DIV 23
#define CLKID_SD_EMMC_A 24
#define CLKID_SD_EMMC_B_SEL 25
#define CLKID_SD_EMMC_B_DIV 26
#define CLKID_SD_EMMC_B 27
#define CLKID_SD_EMMC_C_SEL 28
#define CLKID_SD_EMMC_C_DIV 29
#define CLKID_SD_EMMC_C 30
#define CLKID_ETH_RMII_DIV 31
#define CLKID_ETH_RMII 32
#define CLKID_TS_DIV 33
#define CLKID_TS 34
#define CLKID_AMFC_SEL 35
#define CLKID_AMFC_DIV 36
#define CLKID_AMFC 37
#define CLKID_VAPB_0_SEL 38
#define CLKID_VAPB_0_DIV 39
#define CLKID_VAPB_0 40
#define CLKID_VAPB_1_SEL 41
#define CLKID_VAPB_1_DIV 42
#define CLKID_VAPB_1 43
#define CLKID_VAPB 44
#define CLKID_GE2D 45
#define CLKID_I3C_SEL 46
#define CLKID_I3C_DIV 47
#define CLKID_I3C 48
#define CLKID_SYS_ETH_PHY 49
#define CLKID_SYS_AMFC 50
#define CLKID_SYS_SD_EMMC_A 51
#define CLKID_SYS_SD_EMMC_B 52
#define CLKID_SYS_SD_EMMC_C 53
#define CLKID_SYS_ETH_MAC 54
#define CLKID_SYS_ETH_AXI 55
#define CLKID_SYS_TS_A55 56
#define CLKID_SYS_TS_DOS 57
#define CLKID_SYS_TS_PLL 58
#define CLKID_SYS_GE2D 59
#define CLKID_SYS_SPISG0 60
#define CLKID_SYS_I3C 61
#endif /* __DT_BINDINGS_CLOCK_C5_H */