43 lines
1.1 KiB
C
43 lines
1.1 KiB
C
/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
|
|
/*
|
|
* Copyright (c) 2026 Amlogic, Inc. All rights reserved.
|
|
*/
|
|
|
|
#ifndef __DT_BINDINGS_CLOCK_C4_H
|
|
#define __DT_BINDINGS_CLOCK_C4_H
|
|
|
|
#define CLKID_FIX_PLL 0
|
|
#define CLKID_FCLK_DIV2 1
|
|
#define CLKID_FCLK_DIV3 2
|
|
#define CLKID_FCLK_DIV4 3
|
|
#define CLKID_FCLK_DIV5 4
|
|
#define CLKID_FCLK_DIV7 5
|
|
#define CLKID_FCLK_DIV2P5 6
|
|
#define CLKID_SYS_CLK 7
|
|
#define CLKID_GP0_PLL 8
|
|
#define CLKID_HIFI_PLL 9
|
|
#define CLKID_SAR_ADC_SEL 10
|
|
#define CLKID_SAR_ADC_DIV 11
|
|
#define CLKID_SAR_ADC 12
|
|
#define CLKID_SPICC_0_SEL 13
|
|
#define CLKID_SPICC_0_DIV 14
|
|
#define CLKID_SPICC_0 15
|
|
#define CLKID_SPICC_1_SEL 16
|
|
#define CLKID_SPICC_1_DIV 17
|
|
#define CLKID_SPICC_1 18
|
|
#define CLKID_SD_EMMC_A_SEL 19
|
|
#define CLKID_SD_EMMC_A_DIV 20
|
|
#define CLKID_SD_EMMC_A 21
|
|
#define CLKID_SD_EMMC_B_SEL 22
|
|
#define CLKID_SD_EMMC_B_DIV 23
|
|
#define CLKID_SD_EMMC_B 24
|
|
#define CLKID_SD_EMMC_C_SEL 25
|
|
#define CLKID_SD_EMMC_C_DIV 26
|
|
#define CLKID_SD_EMMC_C 27
|
|
#define CLKID_ETH_RMII_DIV 28
|
|
#define CLKID_ETH_RMII 29
|
|
#define CLKID_TS_DIV 30
|
|
#define CLKID_TS 31
|
|
|
|
#endif /* __C4_CLKC_H */
|