67 lines
2.2 KiB
C
67 lines
2.2 KiB
C
/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
|
|
/*
|
|
* Copyright (c) 2019 Amlogic, Inc. All rights reserved.
|
|
*/
|
|
|
|
#ifndef __DT_BINDINGS_CLOCK_T7_H
|
|
#define __DT_BINDINGS_CLOCK_T7_H
|
|
/*
|
|
* CLKID index values
|
|
*/
|
|
#define CLKID_XTAL 0
|
|
#define CLKID_FIXED_PLL 1
|
|
#define CLKID_FCLK_DIV2 2
|
|
#define CLKID_FCLK_DIV3 3
|
|
#define CLKID_FCLK_DIV5 4
|
|
#define CLKID_FCLK_DIV7 5
|
|
#define CLKID_FCLK_DIV2P5 6
|
|
#define CLKID_FCLK_DIV4 7
|
|
#define CLKID_SYS_CLK 8
|
|
#define CLKID_SYS_PLL 9
|
|
#define CLKID_GP0_PLL 10
|
|
#define CLKID_SD_EMMC_A_XTAL_GATE 11
|
|
#define CLKID_SD_EMMC_B_XTAL_GATE 12
|
|
#define CLKID_SD_EMMC_C_XTAL_GATE 13
|
|
|
|
|
|
#define CLKID_GATE_BASE 14
|
|
#define CLKID_SAR_ADC_GATE (CLKID_GATE_BASE + 0)
|
|
#define CLKID_SPICC_A_GATE (CLKID_GATE_BASE + 1)
|
|
#define CLKID_SPICC_B_GATE (CLKID_GATE_BASE + 2)
|
|
#define CLKID_SPICC_C_GATE (CLKID_GATE_BASE + 3)
|
|
#define CLKID_SPICC_D_GATE (CLKID_GATE_BASE + 4)
|
|
#define CLKID_SPICC_E_GATE (CLKID_GATE_BASE + 5)
|
|
#define CLKID_SPICC_F_GATE (CLKID_GATE_BASE + 6)
|
|
#define CLKID_SD_EMMC_B_GATE (CLKID_GATE_BASE + 7)
|
|
#define CLKID_SD_EMMC_C_GATE (CLKID_GATE_BASE + 8)
|
|
#define CLKID_SD_EMMC_A_GATE (CLKID_GATE_BASE + 9)
|
|
|
|
#define CLKID_MUX_BASE (CLKID_GATE_BASE + 10)
|
|
#define CLKID_SARADC_MUX (CLKID_MUX_BASE + 0)
|
|
#define CLKID_SPICC_A_MUX (CLKID_MUX_BASE + 1)
|
|
#define CLKID_SPICC_B_MUX (CLKID_MUX_BASE + 2)
|
|
#define CLKID_SPICC_C_MUX (CLKID_MUX_BASE + 3)
|
|
#define CLKID_SPICC_D_MUX (CLKID_MUX_BASE + 4)
|
|
#define CLKID_SPICC_E_MUX (CLKID_MUX_BASE + 5)
|
|
#define CLKID_SPICC_F_MUX (CLKID_MUX_BASE + 6)
|
|
#define CLKID_SD_EMMC_B_MUX (CLKID_MUX_BASE + 7)
|
|
#define CLKID_SD_EMMC_C_MUX (CLKID_MUX_BASE + 8)
|
|
#define CLKID_SD_EMMC_A_MUX (CLKID_MUX_BASE + 9)
|
|
|
|
#define CLKID_DIV_BASE (CLKID_MUX_BASE + 10)
|
|
#define CLKID_SARADC_DIV (CLKID_DIV_BASE + 0)
|
|
#define CLKID_SPICC_A_DIV (CLKID_DIV_BASE + 1)
|
|
#define CLKID_SPICC_B_DIV (CLKID_DIV_BASE + 2)
|
|
#define CLKID_SPICC_C_DIV (CLKID_DIV_BASE + 3)
|
|
#define CLKID_SPICC_D_DIV (CLKID_DIV_BASE + 4)
|
|
#define CLKID_SPICC_E_DIV (CLKID_DIV_BASE + 5)
|
|
#define CLKID_SPICC_F_DIV (CLKID_DIV_BASE + 6)
|
|
#define CLKID_SD_EMMC_B_DIV (CLKID_DIV_BASE + 7)
|
|
#define CLKID_SD_EMMC_C_DIV (CLKID_DIV_BASE + 8)
|
|
#define CLKID_SD_EMMC_A_DIV (CLKID_MUX_BASE + 9)
|
|
|
|
|
|
#define CLKID_UNREALIZED 100
|
|
|
|
#endif /* __T7_CLKC_H */
|