136 lines
2.9 KiB
C
136 lines
2.9 KiB
C
/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
|
|
/*
|
|
* drivers/vpu/aml_vpu.h
|
|
*
|
|
* Copyright (C) 2020 Amlogic, Inc. All rights reserved.
|
|
*
|
|
*/
|
|
|
|
#ifndef __VPU_PARA_H__
|
|
#define __VPU_PARA_H__
|
|
#ifdef CONFIG_SECURE_POWER_CONTROL
|
|
#include <asm/arch/pwr_ctrl.h>
|
|
#endif
|
|
|
|
//#define VPU_DEBUG_PRINT
|
|
#define VPUPR(fmt, args...) printf("vpu: "fmt"", ## args)
|
|
#define VPUERR(fmt, args...) printf("vpu: error: "fmt"", ## args)
|
|
|
|
enum vpu_chip_e {
|
|
VPU_CHIP_GXBB = 0,
|
|
VPU_CHIP_GXTVBB, /* 1 */
|
|
VPU_CHIP_GXL, /* 2 */
|
|
VPU_CHIP_GXM, /* 3 */
|
|
VPU_CHIP_TXL, /* 4 */
|
|
VPU_CHIP_TXLX, /* 5 */
|
|
VPU_CHIP_AXG, /* 6 */
|
|
VPU_CHIP_TXHD, /* 7 */
|
|
VPU_CHIP_G12A, /* 8 */
|
|
VPU_CHIP_G12B, /* 9 */
|
|
VPU_CHIP_TL1, /* 10 */
|
|
VPU_CHIP_SM1, /* 11 */
|
|
VPU_CHIP_TM2, /* 12 */
|
|
VPU_CHIP_T5, /* 13 */
|
|
VPU_CHIP_T5D, /* 14 */
|
|
VPU_CHIP_T5W, /* 15 */
|
|
VPU_CHIP_MAX,
|
|
};
|
|
|
|
#define VPU_PWR_ON 1
|
|
#define VPU_PWR_OFF 0
|
|
#define VPU_PWR_ID_INVALID 0xffff
|
|
#ifndef PM_VPU_HDMI
|
|
#define PM_VPU_HDMI 5
|
|
#endif
|
|
|
|
//extern enum vpu_chip_e vpu_chip_type;
|
|
|
|
#define VPU_REG_END 0xffff
|
|
#define VPU_MEM_PD_CNT_MAX 10
|
|
#define VPU_ISO_CNT_MAX 5
|
|
#define VPU_PWR_CNT_MAX 5
|
|
#define VPU_RESET_CNT_MAX 10
|
|
|
|
struct fclk_div_s {
|
|
unsigned int fclk_id;
|
|
unsigned int fclk_mux;
|
|
unsigned int fclk_div;
|
|
};
|
|
|
|
struct vpu_clk_s {
|
|
unsigned int freq;
|
|
unsigned int mux;
|
|
unsigned int div;
|
|
};
|
|
|
|
struct vpu_ctrl_s {
|
|
unsigned int reg;
|
|
unsigned int val;
|
|
unsigned int bit;
|
|
unsigned int len;
|
|
};
|
|
|
|
struct vpu_reset_s {
|
|
unsigned int reg;
|
|
unsigned int mask;
|
|
};
|
|
|
|
struct vpu_data_s {
|
|
enum vpu_chip_e chip_type;
|
|
const char *chip_name;
|
|
unsigned char clk_level_dft;
|
|
unsigned char clk_level_max;
|
|
unsigned char gp_pll_valid;
|
|
|
|
unsigned int vpu_clk_reg;
|
|
unsigned int vpu_clkb_reg;
|
|
unsigned int vapb_clk_reg;
|
|
unsigned int vid_clk_reg;
|
|
|
|
unsigned int pwrctrl_id;
|
|
|
|
struct fclk_div_s *fclk_div_table;
|
|
struct vpu_clk_s *vpu_clk_table;
|
|
|
|
struct vpu_ctrl_s *mem_pd_table;
|
|
struct vpu_ctrl_s *power_table;
|
|
struct vpu_ctrl_s *iso_table;
|
|
struct vpu_reset_s *reset_table;
|
|
|
|
unsigned int module_init_table_cnt;
|
|
struct vpu_ctrl_s *module_init_table;
|
|
|
|
void (*power_on)(void);
|
|
void (*power_off)(void);
|
|
};
|
|
|
|
struct vpu_conf_s {
|
|
struct vpu_data_s *data;
|
|
char drv_version[20];
|
|
|
|
unsigned int clk_level;
|
|
unsigned int fclk_freq; /* unit: MHz */
|
|
};
|
|
|
|
extern struct vpu_conf_s vpu_conf;
|
|
|
|
/* ************************************************ */
|
|
/* extern function */
|
|
/* ************************************************ */
|
|
extern void udelay(unsigned long usec);
|
|
extern int printf(const char *fmt, ...);
|
|
/* ************************************************ */
|
|
|
|
#ifdef CONFIG_AMLOGIC_TEE
|
|
unsigned long viu_init_psci_smc(unsigned long flag);
|
|
#endif
|
|
extern void vpu_mem_pd_init_off(void);
|
|
extern void vpu_module_init_config(void);
|
|
|
|
extern void vpu_power_on(void);
|
|
extern void vpu_power_off(void);
|
|
void vpu_power_on_new(void);
|
|
void vpu_power_off_new(void);
|
|
|
|
#endif
|