70 lines
1.8 KiB
C
70 lines
1.8 KiB
C
/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
|
|
/*
|
|
* Copyright (c) 2019 Amlogic, Inc. All rights reserved.
|
|
*/
|
|
|
|
#ifndef __C5_MBOX_H__
|
|
#define __C5_MBOX_H__
|
|
|
|
#include "amlogic,mbox.h"
|
|
|
|
/* MAILBOX DRIVER ID */
|
|
/* AOCPU to ARMREE driver ID */
|
|
#define C5_AO2REE0 0
|
|
#define C5_AO2REE1 1
|
|
#define C5_AO2REE2 2
|
|
#define C5_AO2REE3 3
|
|
#define C5_AO2REE4 4
|
|
#define C5_AO2REE5 5
|
|
#define C5_AO2REE6 6
|
|
#define C5_AO2REE7 7
|
|
#define C5_AO2REE8 8
|
|
#define C5_AO2REE9 9
|
|
#define C5_AO2REE10 10
|
|
|
|
/* ARMREE to AOCPU driver ID */
|
|
#define C5_REE2AO0 64
|
|
#define C5_REE2AO1 65
|
|
#define C5_REE2AO2 66
|
|
#define C5_REE2AO3 67
|
|
#define C5_REE2AO4 68
|
|
#define C5_REE2AO5 69
|
|
#define C5_REE2AO6 70
|
|
#define C5_REE2AO7 71
|
|
#define C5_REE2AO8 72
|
|
#define C5_REE2AO9 73
|
|
#define C5_REE2AO10 74
|
|
|
|
/* MBOX CLIENT ID */
|
|
/* AOCPU to ARMREE client ID */
|
|
#define C5_AO2REE_DEV C5_AO2REE0
|
|
#define C5_AO2REE_VRTC C5_AO2REE1
|
|
#define C5_AO2REE_RTC C5_AO2REE2
|
|
#define C5_AO2REE_KEYPAD C5_AO2REE3
|
|
#define C5_AO2REE_AOCEC C5_AO2REE4
|
|
#define C5_AO2REE_LED C5_AO2REE5
|
|
#define C5_AO2REE_ETH C5_AO2REE6
|
|
#define C5_AO2REE_SPINLOCK C5_AO2REE7
|
|
|
|
/* ARMREE to AOCPU client ID */
|
|
#define C5_REE2AO_DRV C5_REE2AO0
|
|
#define C5_REE2AO_DEV C5_REE2AO1
|
|
#define C5_REE2AO_VRTC C5_REE2AO2
|
|
#define C5_REE2AO_RTC C5_REE2AO3
|
|
#define C5_REE2AO_KEYPAD C5_REE2AO4
|
|
#define C5_REE2AO_AOCEC C5_REE2AO5
|
|
#define C5_REE2AO_LED C5_REE2AO6
|
|
#define C5_REE2AO_ETH C5_REE2AO7
|
|
#define C5_REE2AO_SPINLOCK C5_REE2AO8
|
|
#define C5_REE2AO_IR C5_REE2AO9
|
|
|
|
/* MBOX CHANNEL ID */
|
|
#define C5_MBOX_AO2REE 2
|
|
#define C5_MBOX_REE2AO 3
|
|
#define C5_MBOX_NUMS 2
|
|
|
|
/* AOCPU STATUS MBOX CHANNEL ID */
|
|
#define C5_AOCPU_STS_CHAN 4
|
|
|
|
#endif /* __C5_MBOX_H__ */
|