55 lines
2.9 KiB
C
55 lines
2.9 KiB
C
/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
|
|
/*
|
|
* Copyright (c) 2019 Amlogic, Inc. All rights reserved.
|
|
*/
|
|
|
|
#ifndef __A5_H
|
|
#define __A5_H
|
|
|
|
#define ANACTRL_FIXPLL_CTRL1 (0x0011 << 2)
|
|
#define ANACTRL_GP0PLL_CTRL0 (0x0020 << 2)
|
|
#define ANACTRL_GP0PLL_CTRL1 (0x0021 << 2)
|
|
#define ANACTRL_GP0PLL_CTRL2 (0x0022 << 2)
|
|
#define ANACTRL_GP0PLL_CTRL3 (0x0023 << 2)
|
|
#define ANACTRL_GP0PLL_CTRL4 (0x0024 << 2)
|
|
#define ANACTRL_GP0PLL_CTRL5 (0x0025 << 2)
|
|
#define ANACTRL_GP0PLL_CTRL6 (0x0026 << 2)
|
|
#define ANACTRL_HIFIPLL_CTRL0 (0x0040 << 2)
|
|
#define ANACTRL_HIFIPLL_CTRL1 (0x0041 << 2)
|
|
#define ANACTRL_HIFIPLL_CTRL2 (0x0042 << 2)
|
|
#define ANACTRL_HIFIPLL_CTRL3 (0x0043 << 2)
|
|
#define ANACTRL_HIFIPLL_CTRL4 (0x0044 << 2)
|
|
#define ANACTRL_HIFIPLL_CTRL5 (0x0045 << 2)
|
|
#define ANACTRL_HIFIPLL_CTRL6 (0x0046 << 2)
|
|
#define ANACTRL_MPLL_CTRL1 (0x0061 << 2)
|
|
#define ANACTRL_MPLL_CTRL2 (0x0062 << 2)
|
|
#define ANACTRL_MPLL_CTRL3 (0x0063 << 2)
|
|
#define ANACTRL_MPLL_CTRL4 (0x0064 << 2)
|
|
#define ANACTRL_MPLL_CTRL5 (0x0065 << 2)
|
|
#define ANACTRL_MPLL_CTRL6 (0x0066 << 2)
|
|
#define ANACTRL_MPLL_CTRL7 (0x0067 << 2)
|
|
#define ANACTRL_MPLL_CTRL8 (0x0068 << 2)
|
|
|
|
#define CLKCTRL_RTC_BY_OSCIN_CTRL0 (0x0002 << 2)
|
|
#define CLKCTRL_RTC_BY_OSCIN_CTRL1 (0x0003 << 2)
|
|
#define CLKCTRL_RTC_CTRL (0x0004 << 2)
|
|
#define CLKCTRL_SYS_CLK_EN0_REG0 (0x0011 << 2)
|
|
#define CLKCTRL_SYS_CLK_EN0_REG1 (0x0012 << 2)
|
|
#define CLKCTRL_DSPA_CLK_CTRL0 (0x0027 << 2)
|
|
#define CLKCTRL_CLK12_24_CTRL (0x002a << 2)
|
|
#define CLKCTRL_AXI_CLK_EN0 (0x002b << 2)
|
|
#define CLKCTRL_TS_CLK_CTRL (0x0056 << 2)
|
|
#define CLKCTRL_ETH_CLK_CTRL (0x0059 << 2)
|
|
#define CLKCTRL_NAND_CLK_CTRL (0x005a << 2)
|
|
#define CLKCTRL_SD_EMMC_CLK_CTRL (0x005b << 2)
|
|
#define CLKCTRL_SPICC_CLK_CTRL (0x005d << 2)
|
|
#define CLKCTRL_GEN_CLK_CTRL (0x005e << 2)
|
|
#define CLKCTRL_SAR_CLK_CTRL0 (0x005f << 2)
|
|
#define CLKCTRL_PWM_CLK_AB_CTRL (0x0060 << 2)
|
|
#define CLKCTRL_PWM_CLK_CD_CTRL (0x0061 << 2)
|
|
#define CLKCTRL_PWM_CLK_EF_CTRL (0x0062 << 2)
|
|
#define CLKCTRL_PWM_CLK_GH_CTRL (0x0063 << 2)
|
|
#define CLKCTRL_NNA_CLK_CNTL (0x0088 << 2)
|
|
|
|
#endif /* __A5_H */
|